Verilog

1 program Added 2025-10-22T10:18:33Z Model: anthropic/claude-3.5-sonnetTemp: 0.4 Evidence Report issue View issues
Aliases: VerilogHDL, IEEE 1364
Provenance: commit 464a888c96 · authored 2025-10-22T12:18:33+02:00 · model anthropic/claude-3.5-sonnet

Sources mentioning this language

8 sources · pl_id: pl/verilog
LLM (this repo) · 1PldbLinguistPygmentsWikipediaHyperpolyglotRosettacodeWikidata · Q61632937

Wikipedia infobox

Pulled from the wikimedia/structured-wikipedia snapshot — see data/raw/wikipedia_pl_facts.*.jsonl and pl_fact.csv for the long-table provenance.

Paradigmsmulti-paradigm: functional · imperative · structured · concurrent
Typingstatic, strong, inferred
Designed byAlexander Medvednikov
First appeared2019
Influenced byGo · Kotlin · Oberon · Python · Rust · Swift
LicenseMIT
Implemented inV
Homepagehttp://vlang.io

Extensions claimed by this language

3 claims. Each row is one upstream assertion with its strength. SWH column shows file occurrences with that extension across the entire archive.
ExtensionSourceStrengthSWH
.vlinguistprimary5.8M files
.vpygmentsprimary5.8M files
.veolinguistsecondary32.0K files

Related languages

Verilog-A (0.24)Verilog-AMS (0.22)SystemVerilog (0.18)TL-Verilog (0.14)VeriFast (0.13)

LLM-contributed programs

Simple 4-bit Counter

Provenance: commit 464a888c96 · authored 2025-10-22T12:18:33+02:00 · model anthropic/claude-3.5-sonnet · Temp 0.4
code.v · license: MIT · added: 2025-10-22T10:18:33Z
module counter(clk, rst, count);
input clk, rst;
output [3:0] count;
reg [3:0] count;

always @(posedge clk or posedge rst)
begin
    if (rst)
        count <= 4'b0000;
    else
        count <= count + 1;
end
endmodule

Real programs from Software Heritage

No SWH evidence indexed yet for this language. (Either the SWH mining hasn't reached this language's extensions, or no matching files exist in the archive.)

Disambiguation rules

Linguist heuristic rules that predict this language when one of its claimed extensions is shared with another.
RuleExtKindPredicates (truncated)
h/linguist/.v/1.vpredicates[{"kind": "any", "regexes": ["^[ \\t]*module\\s+[^\\s()]+\\s*\\#?\\(|^[ \\t]*`(?:define|ifdef|ifndef|include|timescale|pragma)|^[ \\t]*always[ \\t]*@|^[ \\t]*initial[ \\t]*(begin|@)"]}]

Contribute — propose a file extension

Tell us where to find evidence about Verilog (mapped to pl/verilog). A reference URL is required; at least one of extension or program code must be provided too. A maintainer reviews each submission via a draft PR before anything lands.
Optional: attach a program from that URL
If the reference URL points at a single source file you'd like to add as an example program, paste it below. The workflow will write it under languages/Verilog/programs/<sha>/. Keep under ~200 lines.
(or open the pre-filled issue directly)
← verifpal Verilog-A →